

KB9002 Product Brief

PCIe 5.0 32 GT/s and CXLTM 2.0 retimer, x8 bidirectional lanes

Product overview




Fig. 1: Block diagram

- An 8-lane bidirectional PCIe® 5.0 protocol-aware retimer that supports data rates up to 32 GT/s.
- CXLTM 2.0 compatible.
- Backwards compatible with PCIe 4.x/3.x/2.x/1.x.
- Dynamically compensates channel loss up to 36 dB. This allows designers to increase the PCIe trace length between a root complex and an endpoint while maintaining signal integrity per the PCI-SIG specification.
- Supports CXL Retiming Mode, a common clock mode with different packet sizes and low latency datapath mode or low-latency applications.
- Supports an integrated microcontroller for debug and firmware upgrades.
- Integrated microcontroller and SHA256 accelerator enabling secure boot at the platform to prevent attackers from altering the sideband boot configuration stored in an external SPI flash.

Kandou Bus S.A. Public.

Features

- PCIe 5.0 support:
 - Supports 2.5, 5, 8, 16, and 32 GT/s
 - Retiming Mode: Up to MAX packet size (4096
 B)
 - Common clock with or without SSC and SRNS modes
 - Ultra-low latency cut-through mode
 - Lane bifurcation support for x8, x4 and x2
- CXL 2.0 support:
 - Supports sync header bypass
 - Enhanced LTSSM to handshake with CXL command
 - Drift Buffer Mode (low latency bypass)
- Extended system reach: RX: Up to 36 dB @ 16
 GHz Nyquist using adaptive EQ
- Ultra-low latency:
 - CXL 2.0: 10 ns TYP
 - PCIe 5.0 (Bypass Mode): 10 ns TYP
 - Power Saving Mode: 1.2V/1.5V (VDD_PWR12)
- Multiple control interface:
 - SMBus target or I2C target (BMC connection)
 - EEPROM controller
 - SPI controller (SPI flash)
 - GPIO strapping pins for lane bifurcation configuration
 - JTAG: support for JTAG 1149.1 and 1149.6
- Flexible clock modes:

- Integrated Clock Forward Mode buffer
- PCIe REFCLK and REFCLK_OUT (100 MHz)
- Common clock with or without SSC
- Secure platform boot support:
 - OTP for public key (RSA-2048) storage
 - Integrated SHA256 accelerator
 - Integrated MCU
- Integrated debug and error reporting features:
 - Integrated EyeScope
 - Integrated BER monitors
 - Integrated logic analyzer
 - Multiple loopback modes with PRBS pattern generation
- Power supply:
 - VDD_PWR1: 1.8V
 - VDD_PWR12: 1.8V (Regular Mode) or 1.2V/1.5V (Power Saving Mode)
 - VDD_PWR2: 0.9V
- Other:
 - Integrated AC coupling capacitors on the A
 Channel transmitters and B Channel receivers
 - Ability to force presets during link training
 - Package compatible with Intel PCIe 5.0 standard footprint
- Support for hot-plug and unplug configuration
- EQ bypass: No EQ Needed Mode

Applications

- Servers, workstations and desktops
- Hyperscalers and data centers
- AI accelerator modules
- 5G infrastructure equipment

- CXL storage and memory
- PCIe storage
- PCIe riser cards, midplanes and backplanes

Device and ordering options

Table 1: Device and ordering options

Ordering code	Package	Delivery form	Quantity
KB9002-AR	BGA 8.5 mm x 13.4 mm 332-ball	Tape & Reel	1800
KB9002-AD	BGA 8.5 mm x 13.4 mm 332-ball	Tray	170

For ordering information, contact sales@kandou.com.

About us

For more information, visit www.kandou.com. All product names, logos, and brands are property of their respective owners. © Kandou Bus S.A.

Document: KA-009566-PB

Approved version: 10

Title: KB9002 Product Brief



Approved By:

Product Manager - Paul Wilson Thu Aug 8 17:07:17 GMT 2024

4f9l1ef8iOcVZceteu65/OlN0CM

Chip Architect Digital - Meenakshi Chandrasekaran Wed Aug 14 09:01:17 GMT 2024

m1WJxofb7XSQmeSYyTaLE9e0qbo